



विद्यया ऽमृतमश्नुते
Department of Electronics & Communication Engineering
इलेक्ट्रॉनिक्स एवं संचार प्रणाली विभाग
MOTILAL NEHRU NATIONAL INSTITUTE OF TECHNOLOGY ALLAHABAD
इलाहाबाद - 211004 [उत्तर प्रदेश]
PRAYAGRAJ – 211004 [INDIA]

ONE MONTH SELF-FINANCED SUMMER TRAINING PROGRAM
ON
VLSI DESIGN AND EMBEDDED SYSTEM (VDES-2019)

The Department of Electronics & Communication Engineering is organizing a one month self-financed summer training program on “*VLSI Design and Embedded System (VDES-2019)*” during **13th June to 12th July 2019**. The course is designed for (2nd Year/ 3rd Year) **undergraduate students** of Electrical/Electronics Engineering in the area of VLSI design and Embedded Systems. The program is designed for Undergraduate Students of Engineering Institutions. The complete program is divided in two groups (1) VLSI design and (2) Embedded system design. Therefore, participants will get the maximum exposure of both VLSI and Embedded System design. The VLSI Laboratory of the department is a state of art laboratory with software like, Xilinx, FPGA, Synopsys, Cadence, Mentor Graphics, Quantum wise etc. In Embedded system, we have expertise and resources in embedded system and microcontroller. Advanced Electronics Laboratory is equipped with microcontrollers like 8051, AVR, PIC and ARM. Maximum number of interfacing modules and sensors are available, which will provide wide range of experimental and application knowledge. The program has been designed to cover both theoretical as well as the practical concepts in the respective fields. Specialized expert lectures from industries may also be conducted during the program.

Boarding and lodging for outstation students may be arranged in the institute hostels. However, nominal fee for boarding and lodging as per the institute norms will be charged from the students payable to the respective hostel separately.

(1) Eligibility: B.Tech./B.E. (Electronics / Electronics & Communication/ Electronics & Telecommunication/ Electrical & Electronics/ Electrical Engineering or similar discipline) Second Year and Third Year students of any UGC/ AICTE recognized University/ Institute/ College.

(2) Scope: The Course is divided into two streams (i) **VLSI Design** - will cover Device & Circuit Concepts in VLSI and related Software/Hardware (ii) **Embedded System** - will cover Embedded systems and their applications through hardware and software (Topic wise details will be given separately).

(3) Registration Fee & mode of payment:

<i>Type of Registration</i>	<i>Fee</i>
Candidates outside MNNIT Allahabad :	₹ 10,100/- (Rs. Ten Thousand One Hundred only)
Candidates from MNNIT Allahabad :	₹ 8,100/- (Rs. Eight Thousand One Hundred only)

Processing fee (non-refundable) ₹ 100/- (included in the above stated fee). The course fee is non-refundable, if the candidate is shortlisted for the course. However, course fee will be refunded in case of non-selection.

Registration fee includes access to all lecture and practical sessions, participant kit, study material, and Tea/snacks for entire course time. Outside participants may have the option to avail the boarding and lodging facility in the Hostels on payment basis at very nominal rates as per institute rules.

The course fee should be paid through a Demand Draft, in favour of “**VDES-2019**” payable at “**Allahabad**” or through Bank Transfer/NEFT to the following account -

<i>Account Name</i>	: <i>VDES-2019</i>	<i>Account Number</i>	: <i>718400301000356</i>
<i>IFSC</i>	: <i>VIJB0007184</i>	<i>SWIFT CODE</i>	: <i>VIJBINBBRSM</i>
<i>Name of Bank</i>	: <i>Vijaya Bank</i>	<i>Branch</i>	: <i>MNNIT Allahabad, Prayagraj</i>

Write your name in the comment section while doing online fee transfer.

(4) Course Duration: This is a one month training Program. The course starts on 13th June 2019 and ends on 12th July 2019.

(5) Application Procedure: The candidates are required to download the application form and send the duly filled in form to the “*Coordinator, VDES-2019, Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology Allahabad, Prayagraj-211004, Uttar Pradesh, India*” along with the Application Fee so that it may reach by ~~23rd May 2019~~ **30th May 2019**.

It is required to fill the following form for all candidates.

<http://bit.ly/VDES2019>

IMPORTANT DATES:

Issue of Application form:	28 th March 2019
Last date of receipt Application form:	23rd May 2019 30th May 2019
Confirmation will be intimated by:	31 st May 2019 (Through e-mail/List on website)
Course duration:	13 th June to 12 th July 2019

CONTACT ADDRESS:

Coordinator

VLSI Design and Embedded System (VDES-2019)

Department of Electronics and Communication Engineering,

Motilal Nehru National Institute of Technology Allahabad,

Prayagraj, Uttar Pradesh -211004, India

Phone No.: 91-532-2271451 (O), 2271465, 2271475, 2271472

Emails: vdsmnnit@gmail.com

Coordinators, VDES-2019



I (e df. kdk , oa l pjk vfhk; æ. k foHkkx
Department of Electronics & Communication Engineering
 Ekksrhyky ug: jk"Vh; i kS| kfxdH l dFkku bykgkckn
MOTILAL NEHRU NATIONAL INSTITUTE OF TECHNOLOGY ALLAHABAD
 iz,kkxjkt & 211004 [Òkj r]
PRAYAGRAJ – 211004 [INDIA]

Application for One Month Summer Training Program
VLSI Design and Embedded System "VDES-2019" 13th June 2019 - 12th July 2019

1. FEE DETAILS:
 Mode of payment:[Demand draft/online payment]
 Amount: Draft/Transaction No.:
 Bank Name:
 Date of transaction [for online only]:
 Category:[from MNNIT or Outside MNNIT]

Affix your recent
passport size
photograph here

2. DETAILS OF CANDIDATE:
 Name:
 Name of Father/Mother/Guardian:
 Date of Birth: Gender: [M/F]
 Nationality:
 3. Course [currently pursuing]:
 Name of Institute/University/College [with address]:
 District: State: PIN:
 4. Corresponding Address:
 Phone: Email:

5. Qualifications (High School onwards as applicable, **Attach Documents**)

Exam Passed	Board / University	Stream/ Branch	Year of Passing	Percentage of marks / CPI obtained	Division
10 th					
12 th					
UG (upto 5 th sem)					

6. Whether Hostel required: _____(Yes/No)
 7. Any other relevant information:

I hereby certify that the above information is correct to the best of my knowledge and belief. I have not suppressed any material fact or factual information in the above statement.

Date:
Place:

Signature of Candidate